Positive Future instrumentation upgrades

Alberto Blanco on behalf of LIP-RPC group and F. Clemencio, C. Loureiro




III TRAGALDABAS Collaboration meeting Santiago of Compostela 29 June 2017

Outlook


- High voltage power supply.
- High voltage automatic regulation.
- Monitor (slow control) interface.
- Central trigger system.
- DAQ computer.
- - TRB3.

HV power supply. Old design.




- HV (up to +/- 7kV) not regulated.
- Based on DC-DC converters (EMCO E70R). Expensive. Only available in USA.
- Monitoring (T,P, %RH sensors) are integrated on the PS.
- High power compsumtion (around 19W).
- Overcurrent protection.
- Voltage and current measurement/channel.
- Supply from 19 V.
- Fully remotely controllable.

HV power supply. New design.



- Regulation of the sum of both polarities up to +/-9kV.
- All components locally available.
- Low power consumption
- Voltage (~1V precision) and current (~0.1nA precision) measurement/channel
- Over-current protection in each channel (common setting)
- Internal humidity check (by measuring leakages in the PCB)
- Supply from 5V to 36V
- Fully remotely controllable (I²C interface).

HV power supply. New design.



- Regulation of the sum of both polarities up to +/-9kV.
- All components locally available.
- Low power consumption
- Voltage (~1V precision) and current (~0.1nA precision) measurement/channel
- Over-current protection in each channel (common setting)
- Internal humidity check (by measuring leakages in the PCB)
- Supply from 5V to 36V
- Fully remotely controllable (I²C interface).

HV power supply

HV power supply fully potted and shielded. Under test.

STATUS


- Fully tested and integrated already in many systems (MARTA RPCs, PET, MuTT, MASTER, AUGER testing stations).
- Now in mass production (60 units).

- t
- L
- \

HV power supply. Automatic regulation

Tested in a similar setup

Efficiency is kept stable (+- 1%) for temperature excursion of 15°C and natural pressure variations by dynamically adjusting the HV.



Gaseous electronics => $\delta HV/HV = -\delta T/T = \delta P/P$

Monitoring interface

Present TRAGALDABAS monitoring (T, P, %RH sensors) is included on the HV PS
This is based on a u-controler => modifications of the functionality are difficult
=> decouple both thing (HV PS and monitoring).

Rasperry PI + I²C multiplexer

- Up to 8 I^2C buses (more are also possible)
- Programed in high level: C++
- Fully remotely updatable
- I²C bus arbitration embebed on the kernell
- Inexpensive

-Currently implemented:

- T sensors
- P sensors
- %RH sensors
- HV PS
- Some DACs and ADCs



Monitoring interface

Present TRAGALDABAS monitoring (T, P, %RH sensors) is included on the HV PS
This is based on a u-controler => modifications of the functionality are difficult

STATUS


- Fully tested and integrated already in many systems (MARTA RPCs, PET, Rasper MuTT, MASTER, AUGER testing stations).
- Up to There is also a low power consumption version.
- Progr
- Fully It is also in mass production (60 units).
- I²C b
- Inex

-Currei

- 7
- P
- %
- F
- 5


IDEA: replace the present trigger system based in expensive, bulky, unflexible NIM modules by a FPGA based unit.

Versatile implementation of different trigger schemes. Cover all the possible setups that exist right now.



RaspberryPi for comunication and interface


FPGA (XILIX spartan 6) development board



Interface detector - FPGA

RaspberryPi for comunication and interface

FPGA (XILIX spartan 6) development board



Functionality:

-Fully remotely configurable

Input

- 32 NIM/TTL/LVTTL
- Monitoring + log (scalers)

Logic

- Arbitrary And / Or (two stages) + majority
- Internal clock

Output

- 4 LVDS
- Delay / streching

detector - FPGA

STATUS

- Many other features has been implemented mean while.

gurable

- Selectable time width of the inputs.
- Internal monitoring of the signal in the logic blocks.
- Possibility to bypass the inputs directly to the DAQ (proper electronic format of the signals), with good timing qualities.


alers)

- The limit is in our imagination.

(two




7



- Already integrated in many systems. MASTER, MuTT, PET.
- It will be integrated and tested in AUGER testing station (Coimbra telescope) before installation in TRAGALDABAS





- Already integrated in many systems. MASTER, MuTT, MASTER.
- It will be integrated and tested in AUGER testing station (Coimbra telescope) before installation in TRAGALDABAS
- It replace expensive and bulky NIM electronics.


DAQ computer



- Raspberry like computers are now integrated as DAQ computer.
- Inexpensive (50 €) and easy to replace.
- Already tested in few setups and test beams.
- Quite performing. Capable of reading up to ~500 Mbits

A Neiser *et al* 2013 *JINST* **8** *C*1204 doi: 10.1088/1748-0221/8/12/C1204

Evolution of the TRB2



One central FPGA with trigger management capabilities and comunications plus 4 sockets with capability to operate.

- Multi-hit TDC
- ADCs channels @ 40 Mhz
- Data concentrators
- PADIWA amps

• ...

And much more

TRB3 Vs TRB2

TRB2

- It is no longer supported or available (HPTDC chips do not exist any longer).
- Present setup is a "bricolage". Boards are running without any kind of synchronization, which is granted by couple of "tricks". => extra dead time and low duty cycle.

TRB3

- Full support and availability.
- Compatible (a priory) with HADES-RPC FEE through the 80PIN-Addon, to be check.
- 130 double edge channels/TRB3
- Time resolution down to 20 ps sigma.
- Trigger management capability and board synchronization.

80PIN-Addon



Change to TRB3 will imply.

- Money. 2500 € / plane (TRB3)+ 3000 € CTS + network concentrator.
- Small software modifications, unpacker and SPI (threshold setting).

Central trigger System

